



THOMAS JEFFERSON NATIONAL ACCELERATOR FACILITY
12000 Jefferson Avenue
Newport News, VA 23606

HALL B PROCEDURE NO.:
B00000401 -P027 Rev -

TITLE: Hall B Pre-Power-Up Interlock Checkout Procedure

BY: Nick Sandoval

DATE: 10 / 03 / 2016

Intended Checker and Approvers:

CHK: P. Ghoshal

1. APP: R. Fair

2. APP: D. Kashy

3. APP: 3rd Approver (if necessary)

REV.	ECO#	DESCRIPTION	BY	CHK.	APP.	APP.	DATE
SUMMARY OF CHANGES FROM PREVIOUS REVISION:							

Hall B Pre-Power-Up Interlock Checkout Procedure

Goals – Ensure Torus magnet interlock systems are operational prior to powered-up operation (some need to be checked prior to low-current operation, all need to be complete prior to full-current operation)

1. Perform all interlock checks. Some require the magnet to be full of liquid helium and nitrogen

Administrative Requirements

During and after cooldown, complete the appropriate items in Pre Power Up interlock Checklist below. Upload a copy of the completed checklist to the Torus ELOG
<https://logbooks.jlab.org/book/hbtorus>

Hall B Pre-Power-Up Interlock Checkout Procedure

Checks to be performed prior to injecting current to magnet (low-current operation)

PLC Hardware Interlock

1/24/2017

TL/PC	Test Hardwire interlock PLC Chassis watchdog
✓	Reset the MPS, Reference DWG B00000-09-00-0153
✓	Remove Timer Relay TYCO CNT-35-96 from DIN socket, wait 5 seconds
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicates "PLC Chassis Watchdog"
✓	Reinstall Timer Relay TYCO CNT-35-96 into DIN socket, wait 30 seconds
✓	Clear the interlock fault on the GUI or "PLC Expert Screen"

*Note: unable to reset via EPICS, had to clear via PLC program

1/24/2017

TL/PC	Test Hardwire Interlock Current lead water flow (1.4GPM switch)
✓	Reset the MPS. Reference DWG B00000-09-00-0160 Rev A
✓	Verify the current lead flow switch circuit is closed
✓	Verify that water is flowing through the current leads
✓	Temporarily jumper across the 1.2 GPM switch, Wire 160330
✓	Slowly close the current lead water supply valve
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "Current Lead Water Flow"
✓	Unjumper the wire across the 1.2 GPM switch
✓	Slowly open the current lead water supply valve
✓	Clear the interlock fault on the GUI or "PLC Expert Screen"

*Note: not an immediate trip, takes several minutes to trip

1/24/2017

TL/PC	Test Hardwire Interlock Current lead water flow (1.2GPM switch)
✓	Reset the MPS. Reference DWG B00000-09-00-0160 Rev A
✓	Verify the current lead flow switch circuit is closed
✓	Verify that water is flowing through the current leads
✓	Temporarily jumper across the 1.4 GPM switch, Wire 160330
✓	Slowly close the current lead water supply valve
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "Current Lead Water Flow"
✓	Unjumper the wire across the 1.4 GPM switch
✓	Slowly open the current lead water supply valve
✓	Clear the interlock fault on the GUI or "PLC Expert Screen"

*Note: not an immediate trip, takes several minutes to trip

1/24/2017

TL/PC	Test Hardwire Interlock VT Cable Interlock
✓	Reset the MPS. Reference DWG B00000-09-00-0186 Rev A
✓	Verify that the VT interlock is closed by all faults clear on GUI
✓	Disconnect VT cable 180101_C1 from feedthrough

*Note: only 1 cable required to test, tested

Hall B Pre-Power-Up Interlock Checkout Procedure

✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "VT cable interlock"
✓	Reconnect cable 180101_C1 from feedthrough
✓	Clear the interlock fault on the GUI or "PLC Expert Screen"
✓	Repeat the above steps for cables :180101-180110
✓	cable 180102
✓	cable 180103
✓	cable 180104
✓	cable 180105
✓	cable 180106
✓	cable 180107
✓	cable 180108
✓	cable 180109
✓	cable 180110
1/23/2017 TL/pc	Test Hardwire Interlock System Cable Interlock
✓	Reference DWG B00000-09-00-0162 Rev A, B00000-09-00-0169 Rev A, B00000-09-00-0172, B00000-09-00-0178
✓	Verify that the System cable interlock is closed by all faults clear indicating on GUI
	Disconnect System cable 162109_A at connector LC817E1,E2
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "System Cable Interlock"
✓	Reconnect System cable 162109_A at connector LC817E1, E2
✓	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Repeat the above steps for all system cables:
	cable 162426_A at Connector LC817B3,B4
	cable 162509_A at connector LC817C1,C2
	cable 162526_A at connector LC817C3,C4
	cable 162609_A at connector LC817D1,D2
	cable 162626_A at connector LC817D3,D4
	cable 162709_A at connector LC817H1
	cable 162726_A at connector LC817H4
	cable 169141_A at connector 817E1
	cable 169236_A at connector 817E2
	cable 169341_A at connector 817E3
	cable 172108_A at connector 817U1HB1
	cable 172130_A at connector 817D1HB1
	cable 172209_A at connector 817U4HB1

* only tested for
cable 178427-A
at connector 8104

Hall B Pre-Power-Up Interlock Checkout Procedure

	cable 17229_A at connector 817D4HB1
	cable 178131_A at connector 8122C
	cable 178231_A at connector 8102
	cable 178331_A at connector 8103
✓	cable 178427_A at connector 8104
	cable 178531_A at connector 8124
	cable 178631_A at connector 8127
	cable 178731_A at connector 8125
	cable 178831_A at connector 8128

QD channel Interlock

1/24/2017

TL/PC	Test Danfysik QD Sum1
✓	Reference B00000-09-00-0180 TORUS Voltage Tap Schematic
✓	Temporarily disassociate the PLC software interlock tag from controlled ramp down and fast dump
✓	Test QD Ch 1 by inserting a voltage source at Voltage tap using appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold +194 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold -189 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Test QD Ch 2 by inserting a voltage source at voltage tap test panel using the appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold +187 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold -184 mV
✓	Verify that the fast dump breaker has opened

**Note: All QD tests required reset via local MPS control board; could not reset with EPDCs*

Hall B Pre-Power-Up Interlock Checkout Procedure

✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Test QD Ch 3 by inserting a voltage source at Voltage tap using appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold <i>+200mV</i>
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold <i>-185mV</i>
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Test QD Ch 4 by inserting a voltage source at Voltage tap using appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold <i>+199mV</i>
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold <i>-197mV</i>
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum1 "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS

1/24/17

TL/PC	Test Danfysik QD Sum2
✓	Reset the MPS, Refer to B00000-09-00-0180 TORUS Voltage Tap Schematic
✓	Temporarily disassociate the PLC software interlock tag with ramp down and fast dump
✓	Test QD Ch 5 by inserting a voltage source at Voltage tap using appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold <i>+199mV</i>
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum2"
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold <i>-213mV</i>

** Note: has to be reset via local MPS control board*

Hall B Pre-Power-Up Interlock Checkout Procedure

✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum ² "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Test QD Ch 6 by inserting a voltage source at voltage tap test panel using the appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold +198 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum ² "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold -208mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum ² "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Test QD Ch 7 by inserting a voltage source at Voltage tap using appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold +102 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum ² "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold -94 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum ² "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Test QD Ch 8 by inserting a voltage source at Voltage tap using appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold +103 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum ² "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold -103 mV
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum ² "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS

Hall B Pre-Power-Up Interlock Checkout Procedure

1/29/2017

TL/PC

Test Danfysik QD Sum3

✓	Reset the MPS, Refer to B00000-09-00-0180 TORUS Voltage Tap Schematic
✓	Temporarily disassociate the PLC software interlock tag with ramp down and fast dump
✓	Test QD Ch <u>9</u> by inserting a voltage source at Voltage tap using appropriate taps
✓	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
✓	Record the actual trip threshold <u>+ 2.16 V</u>
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum <u>3</u> "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS
✓	Reverse the voltage source leads and repeat the test
✓	Record the actual trip threshold <u>- 2.20 V</u>
✓	Verify that the fast dump breaker has opened
✓	Verify that the SOE indicate "QD Sum <u>3</u> "
✓	Reduce voltage source to 0mV, clear the interlock/reset MPS

1/23/2017

TL/PC

Test PLC Fast Dump Button(Epic's GUI)

✓	Verify all interlocks are clear
✓	on the interlock screen depress the fast dump button
✓	Click yes when the prompt comes up "are you sure you want to do this"
✓	verify that the dump contactor opened
✓	Verify that the SOE indicates "PLC fast dump"
✓	In PLC Expert screen verify that the GUI button was the source for opening the PLC fast dump sum
✓	Reset the MPS, Verify all interlocks are clear

Test PLC Hard coded current limit

	Verify all interlocks are clear	<u>x Not Required</u>
	In the PLC expert screen disassociate the MPS current tag from the hard coded current limit	
	Insert a test tag with a number greater than 3800A	
	Verify that the dump contactor opened	
	Verify that the SOE indicates "PLC fast dump"	

Hall B Pre-Power-Up Interlock Checkout Procedure

	In PLC Expert screen verify that the hard current was the source for opening the PLC fast dump sum
	Reset the MPS, Verify all interlocks are clear
	Test PLC ramp down failure
	Verify all interlocks are clear <i>* Not Required</i>
	In the PLC expert screen disassociate the di/dT tag from the ramp down failure routine
	Insert a test tag with a number less than 2.0A/s
	Initiate a "controlled ramp down" by forcing the sum bit true
	Verify that the dump contactor opened
	Verify that the SOE indicates "PLC fast dump"
	In PLC Expert screen verify that the ramp down monitor was the source for opening the PLC fast dump sum
	Reset the MPS, Verify all interlocks are clear

	Test PLC VESDA fire detection <i>* Not Required</i>
	Verify all interlocks are clear
	In the PLC expert screen force the "VESDA" bit true
	Verify that the dump contactor opened
	Verify that the SOE indicates "PLC fast dump"
	In PLC Expert screen verify that the VESDA bit was the source for opening the PLC fast dump sum
	Reset the MPS, Verify all interlocks are clear

1/24/2017

TL/PC	Test PLC Software quench, 2nd threshold <i>* Disabled First Threshold</i>
✓	Disable the three hardwire QD sums with "flagged" jumpers
✓	Disable the PLC QD controlled ramp down by temporarily raising the thresholds to 250mV
✓	Verify that the VT panel is isolated from the magnet checking position of switches
✓	The below steps will be repeated and recorded for each of the ten comparators:

1/24/2017

TL/AC	Comparator 1 <i>* Also disabled C4, C6, and C7 because they use VTS=DAQ and were causing false trips while checking C1</i>
✓	Place voltage source1 on VT5-DAQ and set it at 200mV
✓	Place voltage source2 on VT8-DAQ and set it at 80mV
✓	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
✓	Verify the dump contactor opened
✓	Verify the SOE indicate "PLC Fast dump"

Hall B Pre-Power-Up Interlock Checkout Procedure

✓	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum	
✓	Record the difference of source 1 and source2	Source 1 = 300 mV
✓	Remove both sources	Source 2 = 50 mV
✓	Clear the interlock fault on the GUI or "PLC Expert Screen"	$\Delta V = 250 \text{ mV}$
	Comparator 2	* Not Required
	Place voltage source1 on VT9-DAQ and set it at 200mV	
	Place voltage source2 on VT12-DAQ and set it at 80mV	
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip	
	Verify the dump contactor opened	
	Verify the SOE indicate "PLC Fast dump	
	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum	
	Record the difference of source 1 and source2	
	Remove both sources	
	Clear the interlock fault on the GUI or "PLC Expert Screen"	
	Comparator 3	* Not Required
	Place voltage source1 on VT13-DAQ and set it at 200mV	
	Place voltage source2 on VT16-DAQ and set it at 80mV	
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip	
	Verify the dump contactor opened	
	Verify the SOE indicate "PLC Fast dump	
	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum	
	Record the difference of source 1 and source2	
	Remove both sources	
	Clear the interlock fault on the GUI or "PLC Expert Screen"	
	Comparator 4	* Not Required
	Place voltage source1 on VT5-DAQ and set it at 200mV	
	Place voltage source2 on VT10-DAQ and set it at 80mV	
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip	
	Verify the dump contactor opened	
	Verify the SOE indicate "PLC Fast dump	
	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum	
	Record the difference of source 1 and source2	
	Remove both sources	

Hall B Pre-Power-Up Interlock Checkout Procedure

	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 5 <i>* Not Required</i>
	Place voltage source1 on VT9-DAQ and set it at 200mV
	Place voltage source2 on VT14-DAQ and set it at 80mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the dump contactor opened
	Verify the SOE indicate "PLC Fast dump
	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 6 <i>* Not Required</i>
	Place voltage source1 on VT13-DAQ and set it at 200mV
	Place voltage source2 on VT6-DAQ and set it at 80mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the dump contactor opened
	Verify the SOE indicate "PLC Fast dump
	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 7 <i>* Not Required</i>
	Place voltage source1 on VT5-DAQ and set it at 200mV
	Place voltage source2 on VT18-DAQ and set it at 80mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the dump contactor opened
	Verify the SOE indicate "PLC Fast dump
	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 8 <i>* Not Required</i>
	Place voltage source1 on VT3-DAQ and set it at 200mV
	Place voltage source2 on VT19-DAQ and set it at 80mV

Hall B Pre-Power-Up Interlock Checkout Procedure

	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the dump contactor opened
	Verify the SOE indicate "PLC Fast dump
	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 9 * <i>Not Required</i>
	Place voltage source1 on VT2-DAQ and set it at 200mV
	Place voltage source2 on VT20-DAQ and set it at 80mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the dump contactor opened
	Verify the SOE indicate "PLC Fast dump
	In PLC Expert screen verify that the ramp PLC QD was the source for opening the PLC fast dump sum
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 10 * <i>Not Required</i>
	Place voltage source1 on VT1-DAQ and set it at 200mV
	Place voltage source2 on VT21-DAQ and set it at 80mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the dump contactor opened
	Verify the SOE indicate "PLC Fast dump
	In PLC Expert screen verify that the ramp PLC QD was the source for opening the PLC fast dump sum
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
✓	Enable the PLC QD controlled ramp down by lowering the thresholds to 100mV
✓	Reinstall the three hardwire QD sums by removing "flagged" jumpers

1/24/2017

TL/PC
✓
✓

Test PLC UPS battery low signal

Verify all interlocks are clear

In the PLC expert screen force the "PLC UPS battery Low"

Hall B Pre-Power-Up Interlock Checkout Procedure

x	Verify that the dump contactor opened	} <u>causes Controlled Ramp down</u>
x	Verify that the SOE indicates "PLC fast dump"	
✓	In PLC Expert screen verify that the UPS battery Low was the source for opening the PLC fast dump sum	
✓	Reset the MPS, Verify all interlocks are clear	
	Test ESR (End Station Refrigerator Fault)	✓ <u>Not Required</u>
	Verify all interlocks are clear	
	In the PLC expert screen force the "ESR Fault" bit	
	Verify that the dump contactor opened	
	In PLC Expert screen verify that the ESR fault was the source for opening the PLC fast dump sum	
	Reset the MPS, Verify all interlocks are clear	
	Axial Support SG Controlled Ramp Down	* <u>Not Required</u>
	Verify all interlocks are clear	
	In the PLC expert screen associate a temporary tag as the Axial SG with a value higher than the current limit	
	Verify that the MPS ramp down was initiated via comms routine	
	In PLC Expert screen verify that the Axial SG was the source for ramp down sum	
	Remove the temporary test tag and re-associate correct tag	
	Reset the MPS, Verify all interlocks are clear	
	DS Hex Beam SG Controlled Ramp Down	* <u>Not Required</u>
	Verify all interlocks are clear	
	In the PLC expert screen associate a temporary tag as the DS Hex Beam SG with a value higher than the current limit	
	Verify that the MPS ramp down was initiated via comms routine	
	In PLC Expert screen verify that the DS Hex Beam SG was the source for ramp down sum	
	Remove the temporary test tag and re-associate correct tag	
	Reset the MPS, Verify all interlocks are clear	
	US Hex Beam SG Controlled Ramp Down	* <u>Not Required</u>
	Verify all interlocks are clear	
	In the PLC expert screen associate a temporary tag as the US Hex Beam SG with a value higher than the current limit	
	Verify that the MPS ramp down was initiated via comms routine	
	In PLC Expert screen verify that the US Hex Beam SG was the source for ramp down sum	
	Remove the temporary test tag and re-associate correct tag	

Hall B Pre-Power-Up Interlock Checkout Procedure

	Reset the MPS, Verify all interlocks are clear	
	CCM Load Cell Controlled Ramp Down	<i>* Not Required</i>
	Verify all interlocks are clear	
	In the PLC expert screen associate a temporary tag as the CCM Load Cell with a value higher than the current limit	
	Verify that the MPS ramp down was initiated via comms routine	
	In PLC Expert screen verify that the CCM Load Cell was the source for ramp down sum	
	Remove the temporary test tag and re-associate correct tag	
	Reset the MPS, Verify all interlocks are clear	
	Vertical Support Controlled Ramp Down	<i>* Not Required</i>
	Verify all interlocks are clear	
	In the PLC expert screen associate a temporary tag as the Vertical Support with a value higher than the current limit	
	Verify that the MPS ramp down was initiated via comms routine	
	In PLC Expert screen verify that the Vertical Support was the source for ramp down sum	
	Remove the temporary test tag and re-associate correct tag	
	Reset the MPS, Verify all interlocks are clear	
	Software Quench, 1st threshold Controlled Ramp Down	<i>* Not Required, only 2nd Threshold checked</i>
	Disable the three hardwire QD sums with "flagged" jumpers	
	Disable the PLC QD fast ramp down by temporarily raising the thresholds to 250mV	
	Verify that the VT panel is isolated from the magnet checking position of switches	
	The below steps will be repeated and recorded for each of the ten comparators:	
	Comparator 1	<i>* Not Required</i>
	Place voltage source1 on VT5-DAQ and set it at 200mV	
	Place voltage source2 on VT8-DAQ and set it at 120mV	
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip	
	Verify the Fast Ramp Down was initiated	
	In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down	
	Record the difference of source 1 and source2	
	Remove both sources	
	Clear the interlock fault on the GUI or "PLC Expert Screen"	
	Comparator 2	<i>* Not Required</i>
	Place voltage source1 on VT9-DAQ and set it at 200mV	
	Place voltage source2 on VT12-DAQ and set it at 120mV	
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip	

Hall B Pre-Power-Up Interlock Checkout Procedure

	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 3 * <i>Not Required</i>
	Place voltage source1 on VT13-DAQ and set it at 200mV
	Place voltage source2 on VT16-DAQ and set it at 120mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 4 * <i>Not Required</i>
	Place voltage source1 on VT5-DAQ and set it at 200mV
	Place voltage source2 on VT10-DAQ and set it at 120mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 5 * <i>Not Required</i>
	Place voltage source1 on VT9-DAQ and set it at 200mV
	Place voltage source2 on VT14-DAQ and set it at 120mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 6 * <i>Not Required</i>

Hall B Pre-Power-Up Interlock Checkout Procedure

Place voltage source1 on VT13-DAQ and set it at 200mV

Place voltage source2 on VT6-DAQ and set it at 120mV

Slowly decrease the voltage on source2 by 5mV increments until you get a trip

Verify the Fast Ramp Down was initiated

In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down

Record the difference of source 1 and source2

Remove both sources

Clear the interlock fault on the GUI or "PLC Expert Screen"

Comparator 7 * *Not Required*

Place voltage source1 on VT5-DAQ and set it at 200mV

Place voltage source2 on VT18-DAQ and set it at 120mV

Slowly decrease the voltage on source2 by 5mV increments until you get a trip

Verify the dump contactor opened

Verify the Fast Ramp Down was initiated

In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down

Record the difference of source 1 and source2

Remove both sources

Clear the interlock fault on the GUI or "PLC Expert Screen"

Comparator 8 * *Not Required*

Place voltage source1 on VT3-DAQ and set it at 200mV

Place voltage source2 on VT19-DAQ and set it at 120mV

Slowly decrease the voltage on source2 by 5mV increments until you get a trip

Verify the dump contactor opened

Verify the Fast Ramp Down was initiated

In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down

Record the difference of source 1 and source2

Remove both sources

Clear the interlock fault on the GUI or "PLC Expert Screen"

Comparator 9 * *Not Required*

Place voltage source1 on VT2-DAQ and set it at 200mV

Place voltage source2 on VT20-DAQ and set it at 120mV

Slowly decrease the voltage on source2 by 5mV increments until you get a trip

Verify the dump contactor opened

Verify the Fast Ramp Down was initiated

Hall B Pre-Power-Up Interlock Checkout Procedure

	In PLC Expert screen verify that the ramp PLC QD was the source for initiating the fast ramp down
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Comparator 10 * <i>Not Required</i>
	Place voltage source1 on VT1-DAQ and set it at 200mV
	Place voltage source2 on VT21-DAQ and set it at 120mV
	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the ramp PLC QD was the source for initiating the fast ramp down
	Record the difference of source 1 and source2
	Remove both sources
	Clear the interlock fault on the GUI or "PLC Expert Screen"
	Enable the PLC QD controlled ramp down by lowering the thresholds to 100mV
	Reinstall the three hardwire QD sums by removing "flagged" jumpers

1/24/2017	TL/PC	Vacuum Interlock Controlled Ramp Down
✓		Verify all interlocks are clear
✓		In the PLC expert screen force associate a temporary test tag to the vacuum interlock and raise the value above threshold
✓		Verify the ^{Controlled} Fast Ramp Down was initiated
✓		In PLC Expert screen verify that the vacuum was the source for initiating the PLC fast ramp down
✓		Remove test tag and re-associate the correct tag
✓		Reset the MPS, Verify all interlocks are clear

	EPIC's WatchDog Controlled Ramp Down * <i>Not Required</i>
	Verify all interlocks are clear
	In the EPICS expert screen force stop on the heartbeat
	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the EPIC's Watchdog was the source for initiating the PLC fast ramp down
	Re-enable EPIC's heartbeat
	Reset the MPS, Verify all interlocks are clear

Cryogenics Control

1/24/2017	TL/PC	Helium Pressure Controlled Ramp Down (requires at least 2.0ATM of helium)
-----------	-------	---

Hall B Pre-Power-Up Interlock Checkout Procedure

✓		Verify all interlocks are clear	
✓		Lower the interlock threshold to 1.9ATM	
✓		Verify the ^{Controlled} Fast Ramp Down was initiated	
✓		In PLC Expert screen verify that the Helium Pressure interlock was the source for initiating the fast ramp down	
✓		Raise the helium pressure interlock back to 2.5ATM	
✓		Reset the MPS, Verify all interlocks are clear	
1/24/2017	TL/PC	Nitrogen Pressure Controlled Ramp Down (requires at least 1.0ATM of nitrogen)	
✓		Verify all interlocks are clear	* Did not change parameters, tripped on own as testing
✓		Lower the interlock threshold to 0.5ATM	
✓		Verify the ^{Controlled} Fast Ramp Down was initiated	
✓		In PLC Expert screen verify that the Nitrogen Pressure interlock was the source for initiating the fast ramp down	
✓		Raise the nitrogen pressure interlock back to 0.9ATM	
✓		Reset the MPS, Verify all interlocks are clear	
		Nitrogen Pressure Controlled Ramp Down (requires at least 1.0ATM of nitrogen)	
		Verify all interlocks are clear	
		Lower the interlock threshold to 0.5ATM	
		Verify the Fast Ramp Down was initiated	* Duplicate of above
		In PLC Expert screen verify that the Nitrogen Pressure interlock was the source for initiating the fast ramp down	
		Raise the nitrogen pressure interlock back to 0.9ATM	
		Reset the MPS, Verify all interlocks are clear	
1/24/2017	TL/AC	Lhe Liquid Level Controlled Ramp Down Lower (requires at least 20% helium)	
✓		Verify all interlocks are clear	
✓		Raise the interlock threshold to 22%	
✓		Verify the ^{Controlled} Fast Ramp Down was initiated	
✓		In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down	
✓		Return the Lhe LL interlock back to 20%	
✓		Reset the MPS, Verify all interlocks are clear	
1/24/2017	TL/PC	Lhe Liquid Level Controlled Ramp Down Upper (requires at least 20% helium)	
✓		Verify all interlocks are clear	
✓		Lower the interlock threshold to 18%	
✓		Verify the ^{Controlled} Fast Ramp Down was initiated	

Hall B Pre-Power-Up Interlock Checkout Procedure

	In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down
	Raise the Lhe LL interlock back to 90%
	Reset the MPS, Verify all interlocks are clear
	LN2 Liquid Level Controlled Ramp Down Lower (requires at least 20% helium)
	Verify all interlocks are clear
	Raise the interlock threshold to 22%
	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down
	Return the Lhe LL interlock back to 20%
	Reset the MPS, Verify all interlocks are clear
	LN2 Liquid Level Controlled Ramp Down Upper (requires at least 20% helium)
	Verify all interlocks are clear
	Lower the interlock threshold to 18%
	Verify the Fast Ramp Down was initiated
	In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down
	Return the Lhe LL interlock back to 90%
	Reset the MPS, Verify all interlocks are clear
1/24/2017	TL/PC Verify interlocks to prevent over-current
✓	Verify code does not allow user to enter current higher than planned in procedure
✓	Verify code triggers a controlled discharge if current limit is exceeded
✓	Verify hardware limit in power supply is set to maximum current expected during procedure

* Not Required, interlock commented out of PLC code

* Not Required, Interlock commented out of PLC code

Hall B Pre-Power-Up Interlock Checkout Procedure

Checks to be performed prior to full-current operation

Depending on time elapsed between low-current and full-current operations, repeat some of the pre-checks that are deemed necessary to resume operations. In addition, the following checks are to be completed prior to full-current operation (or could happen in parallel to low-current operations).

<input type="checkbox"/>	Verify that interlocks for magnet mechanical monitoring are finalized (spreadsheet) and operational
<input type="checkbox"/>	Verify interlocks for support forces
<input type="checkbox"/>	Verify interlocks for hex-beam forces
<input type="checkbox"/>	Verify interlocks for hub forces
<input type="checkbox"/>	Verify interlocks for combined load scenarios

1/24/2017

Note: During testing, in Cryo Controlled Ramp Down
interlock kept tripping on VCL Flow and N_2 overpressure

- VCL flow ranged from 28 slm to 90 slm, lower limit = 73.5 slm.
- N_2 pressure ranged from 2.20 atm to 2.40 atm; ~~lower~~
overpressure limit = 2.25 atm.

Hall B Pre-Power-Up Interlock Checkout Procedure

Note:

VX is the derived parameters and VTXX_Daq (defined as in DRG B00000-09-00-180):

```
V1 := (VT5_Daq + VT6_Daq + VT7_Daq); //VOLTS//S3 + Coil A + S10
V2 := (VT7_Daq + VT8_Daq + VT9_Daq); //VOLTS//S4 + Coil B + S3
V3 := (VT9_Daq + VT10_Daq + VT11_Daq); //VOLTS//S4 + Coil C + S5
V4 := (VT11_Daq + VT12_Daq + VT13_Daq); //VOLTS//S6 + Coil D + S5
V5 := (VT13_Daq + VT14_Daq + VT15_Daq); //VOLTS//S1 + Coil E + S6
V6 := (VT15_Daq + VT16_Daq + VT17_Daq); //VOLTS//S1 + Coil F + (S7 + S2) //Lead
In resistive voltages
V7 := (VT5_Daq + VT4_Daq + VT3_Daq); //VOLTS//S10 + Vac_break_in +
Lead_Ext_In
V8 := (VT3_Daq); //VOLTS//S9 + Lead_Ext_In
V9 := (VT2_Daq); //VOLTS//Lead Ext solder joint @ vcl cold end IN
V10 := (VT1_Daq); //VOLTS//VCL In
V16 := (VT1_Daq + VT2_Daq + VT3_Daq + VT4_Daq + VT5_Daq); //VOLTS// Resistive
section IN
//whole magnet V11 := VT22_Daq; //VOLTS//Whole magnet RT lead to lead
//V18 := VTXX_Daq/1000000; //VOLT//Whole magnet 4.2K lead to lead
VTXX_Daq: VT2_Daq + VT3_Daq + VT4_Daq + VT5_Daq + VT6_Daq + VT7_Daq + VT8_Daq
+ VT9_Daq + VT10_Daq + VT11_Daq + VT12_Daq + VT13_Daq + VT14_Daq + VT15_Daq +
VT16_Daq + VT17_Daq + VT18_Daq + VT19_Daq + VT20_Daq
//Lead Out resistive voltages
V12 := (VT21_Daq); //VOLTS//VCL Out
V13 := (VT20_Daq); //VOLTS//Lead ext solder joint @ vcl cold end OUT
V14 := (VT19_Daq); //VOLTS//S8 + Lead_Ext_Out
V15 := (VT17_Daq + VT18_Daq + VT19_Daq); //VOLTS// (S7 + S2) + Vac_Break_OUT +
Lead_Ext_OUT
V17 := (VT17_Daq + VT18_Daq + VT19_Daq + VT20_Daq + VT21_Daq); //VOLTS
// Resistive section out
```