<html><body><div style="font-family: times new roman,new york,times,serif; font-size: 12pt; color: #000000"><div>Okay. Thank you for setting the softIOC up.<br></div><div><br data-mce-bogus="1"></div><div>Best regards,<br data-mce-bogus="1"></div><div>Tyler<br data-mce-bogus="1"></div><div><br></div><hr id="zwchr" data-marker="__DIVIDER__"><div data-marker="__HEADERS__"><b>From: </b>"Nathan Baltzell" <baltzell@jlab.org><br><b>To: </b>"Tyler Lemon" <tlemon@jlab.org><br><b>Cc: </b>"Wesley Moore" <wmoore@jlab.org>, "dsg-rich" <dsg-rich@jlab.org><br><b>Sent: </b>Tuesday, August 1, 2017 7:40:33 AM<br><b>Subject: </b>Re: EPICS softIOC needed for RICH Hardware Interlock System<br></div><div><br></div><div data-marker="__QUOTED_TEXT__">Thanks Tyler,<br><br>The softioc is online on 86 subnet (svtsystem1), and your screen is accessible from clascss main menu.<br><br>-Nathan<br><br><br><br>> On Jul 31, 2017, at 4:00 PM, Tyler Lemon <tlemon@jlab.org> wrote:<br>> <br>> Hello Nathan and Wesley,<br>> <br>> As with the FT Hardware Interlock System, DSG has been developing another cRIO-based Hardware Interlock System for RICH to monitor RICH's internal temperature, humidity, and gas flow. The RICH Hardware Interlock System will turn of RICH's HV and LV if any parameter goes out of bounds.<br>> <br>> We are to the point in developing RICH's Hardware Interlock System where we will need a softIOC for it and to have its cs-studio GUI posted in the clascss screen under RICH.<br>> <br>> For RICH, the cRIO's IP address is currently 129.57.86.45.<br>> <br>> Attached is the cs-studio interface we've developed for the RICH. If there are any changes that need to be made to this screen to allow it to be integrated into clascss, please let us know.<br>> <br>> Also attached is an Excel sheet containing a list of PVs RICH's Hardware Interlock System will use. The list contains the initial LabVIEW variable name and then the renamed PV that follows Hall B's naming convention.<br>> <br>> Once testing of the RICH begins, we will determine what signals need to be logged and what the signals' deadbands should be.<br>> <br>> If there is any other information required to set up the softIOC, please let us know.<br>> <br>> Best regards,<br>> Tyler<br>> <br>> <RICH-Hardware-Interlocks_EPICS_PVs.xlsx><RICH_interlock-CSS_screen_V3.opi><br></div></div></body></html>