<html><body><div style="font-family: tahoma,new york,times,serif; font-size: 14pt; color: #009900"><div>exceptional tyler, simply exceptional.<br></div><div>crystal clear status and phenomenal record keeping.<br data-mce-bogus="1"></div><div>i like the meeting minutes, you attached.</div><div>the student is the master now!</div><div><br data-mce-bogus="1"></div><div>so, the fiasco of Chianti i was consuming wasn't making me remember things that hadn't happened.</div><div> but then again, I prefer to not remember things that happened.<br data-mce-bogus="1"></div><div>hmm! what a fiasco!<br></div><hr id="zwchr" data-marker="__DIVIDER__"><div data-marker="__HEADERS__"><b>From: </b>"Tyler Lemon" <tlemon@jlab.org><br><b>To: </b>"dsg-rich" <dsg-rich@jlab.org><br><b>Sent: </b>Thursday, August 10, 2017 11:51:38 AM<br><b>Subject: </b>[Dsg-rich] HV/LV sequencing for RICH hardware interlocks<br></div><div><br></div><div data-marker="__QUOTED_TEXT__"><div style="font-family: times new roman,new york,times,serif; font-size: 12pt; color: #000000" data-mce-style="font-family: times new roman,new york,times,serif; font-size: 12pt; color: #000000;"><div>Hello Marco,<br></div><br><div>As we discussed in the meeting this morning, we will interlock the RICH HV and LV using the CAEN mainframe interlock input. HV and LV disable sequencing can be added at later time as the required cable modifications will take time.<br></div><br><div>To implement HV/LV sequencing, it would take <span style="color: rgb(0, 0, 0);" data-mce-style="color: #000000;"><em><strong>one week</strong></em>.</span></div><div>The LV cables need to be modified to add a daisy chain that allows only LV boards to be enabled/disabled. The circuit diagrams for the daisy chain were given to DSG by CAEN.<br></div><div>After cable modifications, the cables and daisy chains will need to be tested.</div><div><strong>The programming required to sequence HV and LV shutoff is already complete at the request of Valery in the June 20, 2017 meeting <em>(see point 5.3 in attached minutes from June 20 meeting)</em>. </strong><br></div><div><strong><br></strong></div><div>To implement the interlocks using the CAEN mainframe interlock input, it will take <em><strong><span style="color: rgb(0, 0, 0);" data-mce-style="color: #000000;">one day</span>.</strong></em><strong> </strong></div><div>The appropriate cable and connectors are on hand.</div><div>The programming changes required to <em>remove the already developed HV/LV sequencing</em> can be done by the end of today.<br></div><br><div>HV and LV sequencing will be removed from the Hardware Interlock System LabVIEW code and the logic will be re-added to implement HV/LV interlocks using the CAEN interlock input.<br></div><br><div>Regards,<br></div><div>Tyler<br></div><br></div><br>_______________________________________________<br>Dsg-rich mailing list<br>Dsg-rich@jlab.org<br>https://mailman.jlab.org/mailman/listinfo/dsg-rich<br></div></div></body></html>