[Dsg-halld_plc] PVs to be added to IOC for display in WEDM

[Hovanes Egiyan]

Thanks Tyler.

Do you know if Brian is going to do the summed voltages for the Voltage 
Taps screen for solenoid?

Hovanes.


On 7/30/19 3:37 PM, Tyler Lemon wrote:
> Hi Hovanes and Nick,
>
> Using the changes you all made to the PLC and IOC, I was able to get 
> the status bits in EDM.
>
> The Solenoid power supply screen and FDC chiller screen have been 
> added to the epicsweb menu. With that, we have converted all 18 of the 
> screens requested by Tim to WEDM.
>
> If Hall D wants any other CSS screens converted to WEDM, let us know 
> and we can make them.
>
> Best regards,
> Tyler
> ------------------------------------------------------------------------
> *From:* Hovanes Egiyan <hovanes at jlab.org>
> *Sent:* Tuesday, July 30, 2019 10:16 AM
> *To:* dsg-halld_plc at jlab.org <dsg-halld_plc at jlab.org>; Tyler Lemon 
> <tlemon at jlab.org>; Hall D Controls <halld-controls at jlab.org>
> *Subject:* Re: [Dsg-halld_plc] PVs to be added to IOC for display in WEDM
>
> Tyler,
>
>
> Nick added an array of booleans for the status of solenoid MPS. It 
> translates into two
>
> mbbiDirect EPICS records .
>
>
> HDOPS gluon02:~> caget -0b 'SOL:i:MPS_Status_Read_BOOL;0'
> SOL:i:MPS_Status_Read_BOOL;0   1111000001
> HDOPS gluon02:~> caget -0b 'SOL:i:MPS_Status_Read_BOOL;1'
> SOL:i:MPS_Status_Read_BOOL;1   10101000
> HDOPS gluon02:~>
>
> The first one (";0") keep the lower 16 bits, the second one (";1") 
> keep the higher bits.
>
> EDM should be able to display these with byte monitor widget.
>
>
> Hovanes
>
>
>
> On 7/25/19 11:47 AM, Tyler Lemon wrote:
>> Hello Hovanes,
>>
>> For the Solenoid Power supply screen, the PV 
>> "SOL:a:MPS_Status_Read_DINT" is the one being parsed in CSS for the 
>> status bits.
>>
>> When caget is used you get:"SOL:a:MPS_Status_Read_DINT 24 1 0 0 0 0 0 
>> 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 1 0 1"
>>
>> EDM has a byte monitor that can handle up to 16 bits. The array 
>> parsed in CSS is 24 elements, it would need to be split up into 
>> multiple PVs. On the Solenoid interlocks screen, the "MPS Interlock 
>> Sum" status is also pulled out of this array using a script. Since 
>> CSS is using scripts to get individual status bits on multiple 
>> screens, it may be best to make 24 new, individual Boolean PVs for 
>> each status bit.
>>
>> Also, on the Solenoid Voltages screen, the summed coil voltages below 
>> each coil graphic are obtained from a rule in CSS and cannot be 
>> displayed in EDM either. Four PVs will also need to be added to an 
>> IOC for the voltage sums.
>>
>> For the FDC chiller screen, the EDM byte monitor may be able to use 
>> the existing PVs. I'll look at this this afternoon and let you know 
>> if anything needs to be added to an IOC.
>>
>> Best regards,
>> Tyler
>>
>> _______________________________________________
>> Dsg-halld_plc mailing list
>> Dsg-halld_plc at jlab.org  <mailto:Dsg-halld_plc at jlab.org>
>> https://mailman.jlab.org/mailman/listinfo/dsg-halld_plc
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://mailman.jlab.org/pipermail/dsg-halld_magnets/attachments/20190730/c8580bac/attachment-0002.html>