[G12] g12 triggers
Andrea Celentano
andrea.celentano at ge.infn.it
Thu Feb 14 10:49:16 EST 2019
Dear g12,
I am looking at the trigger efficiency of trigger bit #5 (STxTOF x
(ECPx2)).
Before doing so, I wanted to do some checks on the way trigger bits were
reported in the output banks.
I have taken from tape a single file from run 56541 (file A00), and I
opened it via bosdump, printing HEAD, TGBI and RC26 banks.
According to g12 note (table 2 pag. 5), for this run trigger bits 1..6
are MORA x (STxTOF)_i x (STxTOF), without any prescale and without L2.
Trigger bit 8 is MORA x (STxTOF)x2.
Therefore, for any event with one of trigger bits 1..6 set, trigger bit
8 should also be present (for example, if trigger bit 1 is set, it means
that MORA is TRUE, and that there are two sectors with STxTOF, one of
which is sector #1: trigger bit 8 is also satisfied for this event).
However, this is not the case for the events I am scrutinizing. I report
to you some events showing this issue. I also CC this to Sergey and Ben,
so that they can provide further input to the discussion.
*EVENT:*
Version: 0
Run: 56541
Event: 858
Type: 1 (physics data)
ROC: 0
CLASS: 14
Trgbit: 0x5405 --> bit 1, bit 3, bit 11, bit 13, bit 15.
By the way, what are trigger bit 13 and 15? They are not reported in
table 2.
TIME: Thu May 21 18:02:01 2144
*EVENT:*
Version: 0
Run: 56541
Event: 853
Type: 1 (physics data)
ROC: 0
CLASS: 14
Trgbit: 0x8c20 --> bit 6, bit 11, bit 12, bit 16. By the
way, what is trigger bit 16? This is not reported in table 2.
TIME: Thu May 21 18:02:01 2144
*EVENT:
*Version: 0
Run: 56541
Event: 947
Type: 1 (physics data)
ROC: 0
CLASS: 14
Trgbit: 0x5c15 --> bit 1, bit 3, bit 5, bit 11, bit 12, bit 13,
bit 15. By the way, what is trigger bit 15? This is not reported in table 2.
TIME: Thu May 21 18:02:01 2144*
*Thanks,
Andrea
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://mailman.jlab.org/pipermail/g12/attachments/20190214/6f43fb51/attachment.html>
More information about the G12
mailing list