

THOMAS JEFFERSON NATIONAL ACCELERATOR FACILITY

12000 Jefferson Avenue

Newport News, VA 23606

HALL B PROCEDURE NO.: B00000401 –P027 Rev -

#### TITLE: Hall B Pre-Power-Up Interlock Checkout Procedure

BY: Nick Sandoval

DATE: 10 / 03 / 2016

Intended Checker and Approvers:

CHK: P. Ghoshal 1. APP: R. Fair 2. APP: D. Kashy

3. APP: 3rd Approver (if necessary)

REV.	ECO#	DESCRIPTION	BY	CHK.	APP.	APP.	DATE
		USUMMARY OF CHANGI	ES FROM PR	EVIOUS	REVISIO	N:	1

Goals – Ensure Torus magnet interlock systems are operational prior to powered-up operation (some need to be checked prior to low-current operation, all need to be complete prior to full-current operation)

 Perform all interlock checks. Some require the magnet to be full of liquid helium and nitrogen

Administrative Requirements

During and after cooldown, complete the appropriate items in Pre Power Up interlock Checklist below. Upload a copy of the completed checklist to the Torus ELOG <a href="https://logbooks.jlab.org/book/hbtorus">https://logbooks.jlab.org/book/hbtorus</a>

# Checks to be performed prior to injecting current to magnet (low-current operation) PLC Hardware Interlock

10/04/2016	PC/TL	Test Hardwire interlock PLC Chassis watchdog
	V	Reset the MPS, Reference DWG B00000-09-00-0153
	V	Remove Timer Relay TYCO CNT-35-96 from DIN socket, wait 5 seconds
	V	Verify that the fast dump breaker has opened
	V	Verify that the SOE indicates "PLC Chassis Watchdog"
	V	Reinstall Timer Relay TYCO CNT-35-96 into DIN socket, wait 30 seconds
	V	Clear the interlock fault on the GUI or "PLC Expert Screen"
10/06/2016	PC/TL	Test Hardwire Interlock Current lead water flow (1.4GPM switch)
	~	Reset the MPS. Reference DWG B00000-09-00-0160 Rev A
		Verify the current lead flow switch circuit is closed
	~	Verify that water is flowing through the current leads
	~	Temporarily jumper across the 1.2 GPM switch, Wire 160330
	~	Slowly close the current lead water supply valve
	~	Verify that the fast dump breaker has opened ( Took about 30 sec. )
	V	Verify that the SOE indicate "Current Lead Water Flow"
	V	Unjumper the wire across the 1.2 GPM switch
	V	Slowly open the current lead water supply valve
	V	Clear the interlock fault on the GUI or "PLC Expert Screen"
10/06/2016	PC/TC	Test Hardwire Interlock Current lead water flow (1.2GPM switch)
	V	Reset the MPS. Reference DWG B00000-09-00-0160 Rev A
		Verify the current lead flow switch circuit is closed
		Verify that water is flowing through the current leads
	/	Temporarily jumper across the 1.4 GPM switch, Wire 160330
	V	Slowly close the current lead water supply valve
		Verify that the fast dump breaker has opened (Took about 30 sec.)
	V	Verify that the SOE indicate "Current Lead Water Flow"
	~	Unjumper the wire across the 1.4 GPM switch
	1	Slowly open the current lead water supply valve
	/	Clear the interlock fault on the GUI or "PLC Expert Screen"
10/04/2016	RIE	Test Hardwire Interlock VT Cable Interlock
	~	Reset the MPS. Reference DWG B00000-09-00-0186 Rev A
	V	Verify that the VT interlock is closed by all faults clear on GUI
		Disconnect VT cable 180101_C1 from feedthrough

B000000401-P027 Rev-

Page 3 of 21

	V	Verify that the fast dump breaker has opened
	V	Verify that the SOE indicate "VT cable interlock"
	~	Reconnect cable 180101_C1 from feedthrough
	-	Clear the interlock fault on the GUI or "PLC Expert Screen"
	~	Repeat the above steps for cables :180101-180110
	~	cable 180102
		cable 180103
	V	cable 180104
	V	cable180105
	~	cable 180106
	~	cable180107
	~	cable180108
	V	cable180109
	~	cable180110
6	PC/TL	Test Hardwire Interlock System Cable Interlock
	V	Reference DWG B00000-09-00-0162 Rev A, B00000-09-00-0169 Rev A, B00000-09-00-0172, B00000-09-00-0178
	/	Verify that the System cable interlock is closed by all faults clear indicating on GUI
	V	Disconnect System cable 162109_A at connector LC817E1,E2
	~	Verify that the fast dump breaker has opened
	1	Verify that the SOE indicate "System Cable Interlock"
	/	Reconnect System cable 162109_A at connector LC817E1, E2
	~	Clear the interlock fault on the GUI or "PLC Expert Screen"
	V	Repeat the above steps for all system cables:
	V	cable 162426_A at Connector LC817B3,B4
		cable 162509_A at connector LC817C1,C2
	~	cable 162526_A at connector LC817C3,C4
	~	cable 162526_A at connector LC817C3,C4  cable 162526_A at connector LC817C3,C4  cable 162609_A at connector LC817D1,D2  Also checked  LC 8/7 E3, E4
	V	cable 162626_A at connector LC817D3,D4
	V	cable 162709_A at connector LC817H1
	/	cable 162726_A at connector LC817H4
	/	cable 169141_A at connector 817E1
	V	cable 169236_A at connector 817E2
	~	cable 169341_A at connector 817E3
	V	cable 172108_A at connector 817U1HB1
		cable 172130_A at connector 817D1HB1
		cable 172209_A at connector 817U4HB1

B000000401-P027 Rev-

10/05/2016

Page 4 of 21

	~	cable 17229_A at connector 817D4HB1
	~	cable 178131_A at connector 8122C
	V	cable 178231_A at connector 8102
	/	cable 178331_A at connector 8103
I	~	cable 178427_A at connector 8104
	/	cable 178531_A at connector 8124
	/	cable 178631_A at connector 8127
	/	cable 178731_A at connector 8125
	/	cabe 178831_A at connector 8128

		nel Interlock
10/05/2016	PC/TL	Test Danfysik QD Sum1
170	/	Reference B00000-09-00-0180 TORUS Voltage Tap Schematic
	~	Temporarily disassociate the PLC software interlock tag from controlled ramp down and fast dump
	~	Test QD Ch 1 by inserting a voltage source at Voltage tap using appropriate taps
		Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
	V	Record the actual trip threshold 194 mV
	V	Verify that the fast dump breaker has opened
	~	Verify that the SOE indicate "QD Sum1"
	V	Reduce voltage source to 0mV, clear the interlock/reset MPS
	~	Reverse the voltage source leads and repeat the test
	~	Record the actual trip threshold (-) 197 mV
	_	Verify that the fast dump breaker has opened
		Verify that the SOE indicate "QD Sum1"
	_	Reduce voltage source to 0mV, clear the interlock/reset MPS
	-	Test QD Ch 2 by inserting a voltage source at voltage tap test panel using the appropriate taps
		Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
		Record the actual trip threshold 196 mV
	V	Verify that the fast dump breaker has opened
		Verify that the SOE indicate "QD Sum1 "
	V	Reduce voltage source to 0mV, clear the interlock/reset MPS
	V	Reverse the voltage source leads and repeat the test
	L	Record the actual trip threshold (-) 196 mV
[	~	Verify that the fast dump breaker has opened

B000000401-P027 Rev-

Page 5 of 21

	Verify that the SOE indicate "QD Sum1 "
	Reduce voltage source to 0mV, clear the interlock/reset MPS
0	Test QD Ch 3 by inserting a voltage source at Voltage tap using appropriate taps
	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
	Record the actual trip threshold 201 mV
V	Verify that the fast dump breaker has opened
/	Verify that the SOE indicate "QD Sum1"
	Reduce voltage source to 0mV, clear the interlock/reset MPS
	Reverse the voltage source leads and repeat the test
~	Record the actual trip threshold (-) 198 mV
0	Verify that the fast dump breaker has opened
	Verify that the SOE indicate "QD Sum1"
	Reduce voltage source to 0mV, clear the interlock/reset MPS
	Test QD Ch 4 by inserting a voltage source at Voltage tap using appropriate taps
~	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
	Record the actual trip threshold 199 mV
~	Verify that the fast dump breaker has opened
	Verify that the SOE indicate "QD Sum1 "
	Reduce voltage source to 0mV, clear the interlock/reset MPS
~	Reverse the voltage source leads and repeat the test
	Record the actual trip threshold (-) 203 mV
/	Verify that the fast dump breaker has opened
	Verify that the SOE indicate "QD Sum1 "
	Reduce voltage source to 0mV, clear the interlock/reset MPS

PC/	Test Danfysik QD Sum2
~	Reset the MPS, Refer to B00000-09-00-0180 TORUS Voltage Tap Schematic
-	Temporarily disassociate the PLC software interlock tag with ramp down and fast dump
	Test QD Ch 5 by inserting a voltage source at Voltage tap using appropriate taps
	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
V	Record the actual trip threshold 197 mV
~	Verify that the fast dump breaker has opened
~	Verify that the SOE indicate "QD Sum1 "
L	Reduce voltage source to 0mV, clear the interlock/reset MPS
L	Reverse the voltage source leads and repeat the test
-	Record the actual trip threshold - 2 17 mV

1 /	The second secon
	Verify that the fast dump breaker has opened
V	Verify that the SOE indicate "QD Sum1 "
1	Reduce voltage source to 0mV, clear the interlock/reset MPS
/	Test QD Ch 6 by inserting a voltage source at voltage tap test panel using the
	appropriate taps
/	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
/	Record the actual trip threshold 197 mV
/	Verify that the fast dump breaker has opened
	Verify that the SOE indicate "QD Sum1 "
/	Reduce voltage source to 0mV, clear the interlock/reset MPS
	Reverse the voltage source leads and repeat the test
1	Record the actual trip threshold (-) 216 mV
1	Verify that the fast dump breaker has opened
~	Verify that the SOE indicate "QD Sum1 "
	Reduce voltage source to 0mV, clear the interlock/reset MPS
	Test QD Ch 7 by inserting a voltage source at Voltage tap using appropriate taps
	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
	Record the actual trip threshold 100 mV
	Verify that the fast dump breaker has opened
V	Verify that the SOE indicate "QD Sum1 "
~	Reduce voltage source to 0mV, clear the interlock/reset MPS
V	Reverse the voltage source leads and repeat the test
	Record the actual trip threshold (-) 94 mV
	Verify that the fast dump breaker has opened
V	Verify that the SOE indicate "QD Sum1 "
V	Reduce voltage source to 0mV, clear the interlock/reset MPS
/	Test QD Ch 8 by inserting a voltage source at Voltage tap using appropriate taps
_	Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit
	Record the actual trip threshold 97 mV
	Verify that the fast dump breaker has opened
V	Verify that the SOE indicate "QD Sum1 "
	Reduce voltage source to 0mV, clear the interlock/reset MPS
	Reverse the voltage source leads and repeat the test
	Record the actual trip threshold -104 mV
~	Verify that the fast dump breaker has opened
V	Verify that the SOE indicate "QD Sum1"
V	Reduce voltage source to 0mV, clear the interlock/reset MPS

10/05/2016 PC/7L Test Danfysik QD Sum3  Reset the MPS, Refer to B00000-09-00-0180 TORUS Voltage Tap Schematic	2
, and the state of	2
Temporarily disassociate the PLC software interlock tag with ramp down and fast dum	
Test QD Ch 1 by inserting a voltage source at Voltage tap using appropriate taps	
Slowly raise the voltage in 5mV increments starting at 50mV until threshold is hit	
Record the actual trip threshold 2.275 V	
Verify that the fast dump breaker has opened	
Verify that the SOE indicate "QD Sum1 "	
Reduce voltage source to 0mV, clear the interlock/reset MPS	
Reverse the voltage source leads and repeat the test	
Record the actual trip threshold (-) 2.126 V	
Verify that the fast dump breaker has opened	
Verify that the SOE indicate "QD Sum1 "	
Reduce voltage source to 0mV, clear the interlock/reset MPS	

10/04/2016	PC/TL	Test PLC Fast Dump Button(Epic's GUI	
, , ,	~	Verify all interlocks are clear	
	~	on the interlock screen depress the fast dump button	
	V	Click yes when the prompt comes up "are you sure you want to do this"	
	/	verify that the dump contactor opened	
	V	Verify that the SOE indicates "PLC fast dump"	
	V	In PLC Expert screen verify that the GUI button was the source for opening the PLC fast dump sum	
	/	Reset the MPS, Verify all interlocks are clear	

10/04/2016	PC/TL	Test PLC Hard coded current limit
/ - //		Verify all interlocks are clear
()		In the PLC expert screen disassociate the MPS current tag from the hard coded current limit
	V	Insert a test tag with a number greater than 3800A
	~	Verify that the dump contactor opened
		Verify that the SOE indicates "PLC fast dump"

B000000401-P027 Rev-

	-	In PLC Expert screen verify that the hard current was the source for opening the PLC fast dump sum
		Reset the MPS, Verify all interlocks are clear
10/04/2016	AC/TL	Test PLC ramp down failure
/ /	L	Verify all interlocks are clear
		In the PLC expert screen disassociate the di/dT tag from the ramp down failure routine
	/	Insert a test tag with a number less than 2.0A/s
	V	Initiate a "controlled ramp down" by forcing the sum bit true
	V	Verify that the dump contactor opened
	~	Verify that the SOE indicates "PLC fast dump"
	V	In PLC Expert screen verify that the ramp down monitor was the source for opening the PLC fast dump sum
	V	Reset the MPS, Verify all interlocks are clear
	PC/TL	Test PLC VESDA fire detection
		Verify all interlocks are clear
	V	In the PLC expert screen force the "VESDA" bit true
	~	Verify that the dump contactor opened
	V	Verify that the SOE indicates "PLC fast dump"
	V	In PLC Expert screen verify that the VESDA bit was the source for opening the PLC fast dump sum
		Reset the MPS, Verify all interlocks are clear
,		
10/06/2016	AC/TI	Test PLC Software quench, 2nd threshold
,,	V	Disable the three hardwire QD sums with "flagged" jumpers
		Disable the PLC QD controlled ramp down by temporarily raising the thresholds to
		250mV
	~	Verify that the VT panel is isolated from the magnet checking position of switches
		The below steps will be repeated and recorded for each of the ten comparators:
0/06/2016	PC/TL	Comparator 1
, , , ,	V	Place voltage source1 on VT5-DAQ and set it at 200mV
		Place voltage source2 on VT8-DAQ and set it at 80mV
7		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	~	Verify the dump contactor opened
	1	Verify the SOE indicate "PLC East dump

B000000401-P027 Rev-

	/	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	/	Record the difference of source 1 and source 2 $126 \text{ mV}$
		Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	PG/TL	Comparator 2
10/01/2019	V	Place voltage source1 on VT9-DAQ and set it at 200mV
	~	Place voltage source2 on VT12-DAQ and set it at 80mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	V	Verify the dump contactor opened
		Verify the SOE indicate "PLC Fast dump
	1	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
		Record the difference of source 1 and source2 /84 mv
		Remove both sources
	V	Clear the interlock fault on the GUI or "PLC Expert Screen"
	PC/TL	Comparator 3
		Place voltage source1 on VT13-DAQ and set it at 200mV
		Place voltage source2 on VT16-DAQ and set it at 80mV
	/	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	/	Verify the dump contactor opened
	/	Verify the SOE indicate "PLC Fast dump
	V	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	~	Record the difference of source 1 and source 2 126 mV
		Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	AC/TL	Comparator 4
		Place voltage source1 on VT5-DAQ and set it at 200mV
		Place voltage source2 on VT10-DAQ and set it at 80mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the dump contactor opened
		Verify the SOE indicate "PLC Fast dump
	V	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
		Record the difference of source 1 and source 2 29 mV
	/	Remove both sources

B000000401-P027 Rev-

Page 10 of 21

		Hall B Fre-Fower-Op Interlock Checkout Procedure
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	PC/74	Comparator 5
	/	Place voltage source1 on VT9-DAQ and set it at 200mV
		Place voltage source2 on VT14-DAQ and set it at 80mV
	~	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the dump contactor opened
		Verify the SOE indicate "PLC Fast dump
		In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
		Record the difference of source 1 and source 2 $235  \text{mV}$
		Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10107/216	PC/TL	Comparator 6
	V'	Place voltage source1 on VT13-DAQ and set it at 200mV
		Place voltage source2 on VT6-DAQ and set it at 80mV
	X	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the dump contactor opened
		Verify the SOE indicate "PLC Fast dump
		In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	×	Record the difference of source 1 and source 2
	V	Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	Pc/TL	Comparator 7
		Place voltage source1 on VT5-DAQ and set it at 200mV
		Place voltage source2 on VT18-DAQ and set it at 80mV
	1/	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
19		Verify the dump contactor opened
		Verify the SOE indicate "PLC Fast dump
		In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
	/	Record the difference of source 1 and source 2 197 mV
	/	Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	Petth	Comparator 8
		Place voltage source1 on VT3-DAQ and set it at 200mV
	V	Place voltage source2 on VT19-DAQ and set it at 80mV
_		

B000000401-P027 Rev-

Page 11 of 21

		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the dump contactor opened
	V	Verify the SOE indicate "PLC Fast dump
	V	In PLC Expert screen verify that the PLC QD was the source for opening the PLC fast dump sum
		Record the difference of source 1 and source 2 200 mV
		Remove both sources
	V	Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	PC/TL	Comparator 9
		Place voltage source1 on VT2-DAQ and set it at 200mV
	V	Place voltage source2 on VT20-DAQ and set it at 80mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the dump contactor opened
		Verify the SOE indicate "PLC Fast dump
		In PLC Expert screen verify that the ramp PLC QD was the source for opening the PLC fast dump sum
		Record the difference of source 1 and source 2 198 mV
	V	Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	PC/TL	Comparator 10
C 1 11 (0		Place voltage source1 on VT1-DAQ and set it at 200mV
		Place voltage source2 on VT21-DAQ and set it at 80mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the dump contactor opened
	V	Verify the SOE indicate "PLC Fast dump
		In PLC Expert screen verify that the ramp PLC QD was the source for opening the PLC fast dump sum
		Record the difference of source 1 and source $297 \text{ mV}$
	/	Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
		Enable the PLC QD controlled ramp down by lowering the thresholds to 100mV
		Reinstall the three hardwire QD sums be removing "flagged" jumpers
len/41 /2 14	10 1-1	
10104 12016	10/14	Test PLC UPS battery low signal
	V	Verify all interlocks are clear
	V	In the PLC expert screen force the "PLC UPS battery Low"

B000000401-P027 Rev-

Page 12 of 21

		**************************************
		Verify that the dump contactor opened
		Verify that the SOE indicates "PLC fast dump"
		In PLC Expert screen verify that the UPS battery Low was the source for opening the PLC fast dump sum
		Reset the MPS, Verify all interlocks are clear
L∞/06/2016	PC/TL	Test ESR (End Station Refrigerator Fault)  Verify all interlocks are clear  In the PLC expert screen force the "ESR Fault" bit  Verify that the dump contactor opened  In PLC Expert screen verify that the ESR fault was the source for opening the PLC fast dump sum  Reset the MPS, Verify all interlocks are clear
10/04/2016	PC/TL	Axial Support SG Controlled Ramp Down
	V	Verify all interlocks are clear
	/	In the PLC expert screen associate a temporary tag as the Axial SG with a value higher than the current limit
		Verify that the MPS ramp down was initiated via comms routine
		In PLC Expert screen verify that the Axial SG was the source for ramp down sum
		Remove the temporary test tag and re-associate correct tag
		Reset the MPS, Verify all interlocks are clear
10/04/2018	PC/TL	DS Hex Beam SG Controlled Ramp Down
		Verify all interlocks are clear
		In the PLC expert screen associate a temporary tag as the DS Hex Beam SG with a value higher than the current limit
		Verify that the MPS ramp down was initiated via comms routine
		In PLC Expert screen verify that the DS Hex Beam SG was the source for ramp down sum
		Remove the temporary test tag and re-associate correct tag
	/	Reset the MPS, Verify all interlocks are clear
10/04/2016	PC/TL	US Hex Beam SG Controlled Ramp Down
		Verify all interlocks are clear
		In the PLC expert screen associate a temporary tag as the US Hex Beam SG with a value higher than the current limit
		Verify that the MPS ramp down was initiated via comms routine
		In PLC Expert screen verify that the US Hex Beam SG was the source for ramp down sum
	1/	Remove the temporary test tag and re-associate correct tag

B000000401-P027 Rev-

Page 13 of 21

		op interiori checkout Procedure
	1	Reset the MPS, Verify all interlocks are clear
10/05/2016	PCTL	CCM Load Cell Controlled Ramp Down
		Verify all interlocks are clear
		In the PLC expert screen associate a temporary tag as the CCM Load Cell with a value higher than the current limit
		Verify that the MPS ramp down was initiated via comms routine
		In PLC Expert screen verify that the CCM Load Cell was the source for ramp down sum
		Remove the temporary test tag and re-associate correct tag
		Reset the MPS, Verify all interlocks are clear
10/05/2016	PC/TL	Vertical Support Controlled Ramp Down
		Verify all interlocks are clear
		In the PLC expert screen associate a temporary tag as the Vertical Support with a value higher than the current limit
	V	Verify that the MPS ramp down was initiated via comms routine
		In PLC Expert screen verify that the Vertical Support was the source for ramp down sum
		Remove the temporary test tag and re-associate correct tag
		Reset the MPS, Verify all interlocks are clear
10/06/2016	De to	
[0]001-0	1-712	Software Quench, 1st threshold Controlled Ramp Down
		Disable the three hardwire QD sums with "flagged" jumpers
		Disable the PLC QD fast ramp down by temporarily raising the thresholds to 250mV
		Verify that the VT panel is isolated from the magnet checking position of switches  The below steps will be repeated and recorded for each of the ten comparators:
10/06/2016	PUTZ	Comparator 1
10/00(20(0	10112	Place voltage source1 on VT5-DAQ and set it at 200mV
		Place voltage source2 on VT8-DAQ and set it at 120mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip  Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down
		Record the difference of source 1 and source 2 $\rightarrow 3$ m
	V	Remove both sources
	/	Clear the interlock fault on the GUI or "PLC Expert Screen"
10/04/2016	PC/TL	Comparator 2
		Place voltage source1 on VT9-DAQ and set it at 200mV
	1	Place voltage source2 on VT12-DAQ and set it at 120mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip

B000000401-P027 Rev-

Page 14 of 21

Hall B Pre-Power-Up Interlock Checkout Procedure Castelled Verify the <del>Fas</del>t Ramp Down was initiated In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down Record the difference of source 1 and source 2 128 mV Remove both sources Clear the interlock fault on the GUI or "PLC Expert Screen" 10/07/2016 PC/TL Comparator 3 Place voltage source1 on VT13-DAQ and set it at 200mV Place voltage source2 on VT16-DAQ and set it at 120mV Slowly decrease the voltage on source2 by 5mV increments until you get a trip Verify the Fast Ramp Down was initiated In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp Record the difference of source 1 and source 2 (20 mV Remove both sources Clear the interlock fault on the GUI or "PLC Expert Screen" Comparator 4 Place voltage source1 on VT5-DAQ and set it at 200mV Place voltage source2 on VT10-DAQ and set it at 120mV Slowly decrease the voltage on source2 by 5mV increments until you get a trip Verify the East Ramp Down was initiated In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down Record the difference of source 1 and source2 Remove both sources Clear the interlock fault on the GUI or "PLC Expert Screen" Comparator 5 Place voltage source1 on VT9-DAQ and set it at 200mV Place voltage source2 on VT14-DAQ and set it at 120mV Slowly decrease the voltage on source2 by 5mV increments until you get a trip Verify the Fast Ramp Down was initiated In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down Record the difference of source 1 and source2 Remove both sources Clear the interlock fault on the GUI or "PLC Expert Screen" 6/07/2016 Comparator 6

B000000401-P027 Rev-

	1	Place voltage source1 on VT13-DAQ and set it at 200mV
	/	Place voltage source2 on VT6-DAQ and set it at 120mV
	X	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the Fast Ramp Down was initiated
	-	In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp
	1	
	X	Record the difference of source 1 and source 2
	V	Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	PC/TL	Comparator 7
		Place voltage source1 on VT5-DAQ and set it at 200mV
	V	Place voltage source2 on VT18-DAQ and set it at 120mV
	/	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
	~	Verify the dump contactor opened
	/	Verify the dump contactor opened  Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down
		Record the difference of source 1 and source 2 1 ₱9 mV
	/	Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/20/6	POTL	Comparator 8
		Place voltage source1 on VT3-DAQ and set it at 200mV
		Place voltage source2 on VT19-DAQ and set it at 120mV
	V	Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the dump contactor opened
	~	Verify the dump contactor opened  Verify the Fast Ramp Down was initiated
	~	In PLC Expert screen verify that the PLC QD was the source for initiating the fast ramp down
		Record the difference of source 1 and source 2 $46$ mV
	/	Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	PC/TL	Comparator 9
	V	Place voltage source1 on VT2-DAQ and set it at 200mV
		Place voltage source2 on VT20-DAQ and set it at 120mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
-		Verify the dump contactor opened
		Verify the Fast Ramp Down was initiated

B000000401-P027 Rev-

Page 16 of 21

		In PLC Expert screen verify that the ramp PLC QD was the source for initiating the fast ramp down
		Record the difference of source 1 and source 2 149 mV
		Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
10/07/2016	PC/TL	Comparator 10
		Place voltage source1 on VT1-DAQ and set it at 200mV
		Place voltage source2 on VT21-DAQ and set it at 120mV
		Slowly decrease the voltage on source2 by 5mV increments until you get a trip
		Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the ramp PLC QD was the source for initiating the fast ramp down
		Record the difference of source 1 and source 2 148 mV
		Remove both sources
		Clear the interlock fault on the GUI or "PLC Expert Screen"
		Enable the PLC QD controlled ramp down by lowering the thresholds to 100mV
		Reinstall the three hardwire QD sums be removing "flagged" jumpers
1.10 /2 de	له ۱ م	i e e e e e e e e e e e e e e e e e e e
10/05/2016	PC/TL	Vacuum Interlock Controlled Ramp Down
		Verify all interlocks are clear
		In the PLC expert screen force associate a temporary test tag to the vacuum interlock and raise the value above threshold
		Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the vacuum was the source for initiating the PLC fast ramp down
		Remove test tag and re-associate the correct tag
		Reset the MPS, Verify all interlocks are clear
10/05/2016	PC/TL	EPIC's WatchDog Controlled Ramp Down
		Verify all interlocks are clear
		In the EPICS expert screen force stop on the heartbeat
		Verify the Fast Ramp Down was initiated
	/	In PLC Expert screen verify that the EPIC's Watchdog was the source for initiating the PLC fast ramp down
		Re-enable EPIC's heartbeat
		Reset the MPS, Verify all interlocks are clear
	Cmiogon	es Control
10/06/2018	PU/TZ	Control  Helium Pressure Controlled Ramp Down (requires at least 2.0ATM of helium)

B000000401-P027 Rev-

Page 17 of 21

		Verify all interlocks are clear
		Lower the interlock threshold to 1.9ATM
		Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the Helium Pressure interlock was the source for initiating the fast ramp down
		Raise the helium pressure interlock back to 2.5ATM -> 1950+ to 3.6, 15 billion Reset the MPS, Verify all interlocks are clear
10/06/2016	PC/TL	
10/00/2018	1011	Nitrogen Pressure Controlled Ramp Down (requires at least 1.0ATM of nitrogen)  Verify all interlocks are clear
		Lower the interlock threshold to 0.5ATM
		Verify the Fast Ramp Down was initiated
		1
		In PLC Expert screen verify that the Nitrogen Pressure interlock was the source for initiating the fast ramp down
		Raise the nitrogen pressure interlock back to 0.9ATM
		Reset the MPS, Verify all interlocks are clear
	Par	Nitrogen Pressure Controlled Ramp Down (requires at least 1.0ATM of nitrogen)
		Verify all interlocks are clear
		Lower the interlock threshold to 0.5ATM * Aprox of above
		Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the Nitrogen Pressure interlock was the source for initiating the fast ramp down
		Raise the nitrogen pressure interlock back to 0.9ATM
		Reset the MPS, Verify all interlocks are clear
10/06/2016	PC/TL	Lhe Liquid Level Controlled Ramp Down Lower(requires at least 20% helium)
		Verify all interlocks are clear
		Raise the interlock threshold to 22%
		Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down
		Return the Lhe LL interlock back to 20%
. 104/246		Reset the MPS, Verify all interlocks are clear
	P. 15	
10/06/2016	////	Lhe Liquid Level Controlled Ramp Down Upper (requires at least 20% helium)
		Verify all interlocks are clear
		Lower the interlock threshold to 18%
		Verify the Fast Ramp Down was initiated

Lo/06/2016		In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down
		Raise the Lhe LL interlock back to 90%
		Reset the MPS, Verify all interlocks are clear
	PC/TL	LN2 Liquid Level Controlled Ramp Down Lower (requires at least 20% helium)
		Verify all interlocks are clear
	/	Raise the interlock threshold to 22%
		Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down
		Return the Lhe LL interlock back to 20%
		Reset the MPS, Verify all interlocks are clear
10/06/2016	PC/TL	LN2 Liquid Level Controlled Ramp Down Upper(requires at least 20% helium)
		Verify all interlocks are clear
		Lower the interlock threshold to 18%
		Verify the Fast Ramp Down was initiated
		In PLC Expert screen verify that the Lhe LL interlock was the source for initiating the fast ramp down
	/	Return the Lhe LL interlock back to 90%
		Reset the MPS, Verify all interlocks are clear
10/07/21	PC/TL	Verify interlocks to prevent over-current
		Verify code does not allow user to enter current higher than planned in procedure
	/	Verify code triggers a controlled discharge if current limit is exceeded
1		Verify hardware limit in power supply is set to maximum current expected during
L		procedure * EPICS would not glow any common
		procedure * EPICS would not allow any connet

#### Checks to be performed prior to full-current operation

Verify interlocks for hub forces

Verify interlocks for combined load scenarios

pre-check	ag on time elapsed between low-current and full-current operations, repeat some of the as that are deemed necessary to resume operations. In addition, the following checks are appleted prior to full-current operation (or could happen in parallel to low-current s).
	Verify that interlocks for magnet mechanical monitoring are finalized (spreadsheet) and operational
	Verify interlocks for support forces
	Verify interlocks for hex-beam forces

#### Note:

#### VX is the derived parameters and VTXX\_DAQ (defined as in DRG B00000-09-00-180):

```
V1 := (VT5_DAQ + VT6_DAQ + VT7_DAQ);//VOLTS//S3 + Coil A + S10
V2 := (VT7_DAQ + VT8_DAQ + VT9_DAQ);//VOLTS//S4 + Coil B + S3
V3 := (VT9 DAQ + VT10 DAQ + VT11 DAQ);//VOLTS//S4 + Coil C + S5
V4 := (VT11 DAQ + VT12 DAQ + VT13 DAQ);//VOLTS//S6 + Coil D + S5
V5 := (VT13 DAQ + VT14 DAQ + VT15 DAQ);//VOLTS//S1 + Coil E + S6
V6 := (VT15_DAQ + VT16_DAQ + VT17_DAQ);//VOLTS//S1 + Coil F + (S7 + S2)//Lead
In resistive voltages
V7 := (VT5 DAQ + VT4 DAQ + VT3 DAQ);//VOLTS//S10 + Vac break in +
Lead Ext In
V8 := (VT3 DAQ);//VOLTS//S9 + Lead Ext In
V9 := (VT2_DAQ);//VOLTS//Lead Ext solder joint @ vcl cold end IN
V10 := (VT1 DAQ);//VOLTS//VCL In
V16 := (VT1 DAQ + VT2 DAQ + VT3 DAQ + VT4 DAQ + VT5 DAQ);//VOLTS// Resistive
section IN
//whole magnet V11 := VT22 DAQ;//VOLTS//Whole magnet RT lead to lead
//V18 := VTXX DAQ/1000000;//VOLT//Whole magnet 4.2K lead to lead
VTXX_DAQ: VT2_DAQ + VT3_DAQ + VT4_DAQ + VT5_DAQ + VT6_DAQ + VT7_DAQ + VT8 DAQ
+ VT9 DAQ + VT10 DAQ + VT11 DAQ + VT12 DAQ + VT13 DAQ + VT14 DAQ + VT15 DAQ +
VT16 DAQ + VT17 DAQ + VT18 DAQ + VT19 DAQ + VT20 DAQ
//Lead Out resistive voltages
V12 := (VT21 DAQ);//VOLTS//VCL Out
```