[Halld-electronics] first result of GPC-II / actual cable assy / ADC125

[Fernando J. Barbosa]

Hi Gerard,

Very nice!

Unfortunately, I cannot change the presentation but I will bring a print 
just in case.

Best regards,
Fernando


Gerard Visser wrote:
> Hi Fernando,
>     Attached is a plot of 16 channels responding (and 8 not) to an 
> (external) positive step test pulse on a wire crossing the input 
> traces on the old 'interposer' board. I realized only after seeing 
> this that only 16 channels are connected on the interposer board, no 
> doubt. So I'll have to modify my setup to externally pulse all 24. 
> Meanwhile will also attempt to get some calibration in place and set 
> up the logarithmic input pulse to simulate actual chamber response. 
> But I thought you might like to see this plot already, perhaps even 
> include in your presentation tomorrow if it's not way too late.
>     Sincerely,
>
>         Gerard
>
> p.s. For others' info, this GPC-II board is set up for FDC cathode 
> signals, I believe. And this makes sense given the polarity of the 
> output pulse here which is opposing the baseline offset from mid-scale 
> on the ADC.
>
> ------------------------------------------------------------------------
>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: barbosa.vcf
Type: text/x-vcard
Size: 188 bytes
Desc: not available
Url : https://mailman.jlab.org/pipermail/halld-electronics/attachments/20100426/e6eac98b/attachment.vcf