[Halld-offline] New fADC125 timing emulation algorithm

[David Lawrence]

Dear Offliners,

  I have just committed a revision that implements a new algorithm for calculating the pulse time
for fADC125 hits that was developed by Naomi. This should correspond to the next, future FPGA
program in the flash ADC 125 modules. (i.e. one that has not yet been deployed).

The emulation can only be done on mode 8 data AND only if you tell DANA to ignore the time
information that came from the actual firmware at the time the data was taken. To do this, add
the following to the command line:

-PEVIO:F125_IGNORE_PULSETIME=1

This will trigger the emulation code to generate the times. Let Naomi and me know if you find any
issues with this.

Regards,
-David
-------------- next part --------------
An HTML attachment was scrubbed...
URL: https://mailman.jlab.org/pipermail/halld-offline/attachments/20150321/d24afa95/attachment.html