<html>
<head>
</head>
<body bgcolor="#FFFFFF" text="#000000">
<div class="moz-cite-prefix">Hi David, all,<br>
<br>
My apologies but I did not represent the firmware functionality of
the fADC250 accurately, as I was just informed by Ed, as it is
currently implemented:<br>
<br>
A) what I described in my previous email wrt pedestals applies
ONLY to the trigger path on the fADC250.<br>
B) No pedestal subtraction is performed on the fADC250 data path.<br>
C) the pedestal value is provided on the data stream for
subtraction offline.<br>
<br>
It is prudent to wait for Ed and Hai's document before we have any
meaningful discussions on the subject.<br>
<br>
Best regards,<br>
Fernando<br>
<br>
<br>
<br>
<br>
<br>
On 1/15/2014 10:05 AM, Fernando J Barbosa wrote:<br>
</div>
<blockquote cite="mid:52D6A3C9.2080605@jlab.org" type="cite">
<div class="moz-cite-prefix">Hi David, all,<br>
<br>
The document on the fADC125 data format specification is a bit
vague but it is a good start to capture the requirements for the
Hall D physics. Yesterday, we discussed some of the issues
related to the on-board data processing, considering the fADC250
as a model. I realized that some information may not have been
disseminated properly to serve as basis for further development.
Ed and Hai will distribute a document soon outlining the data
processing implemented on the fADC250 but here is a brief
description on the subject of pedestals, based on my requested
specifications, which have been discussed at length within the
group over the last few years:<br>
<br>
a) the fADC250 has zero suppression and pedestal subtraction. <br>
b) the pedestal is subtracted from every sample within the
integration window prior to processing<br>
c) the pedestal value is maintained in a pedestal register<br>
d) the pedestal value in the register is obtained by averaging n
samples before the threshold was crossed OR by a value stored by
the user (say, from a prior calibration run).<br>
<br>
I agree that having the pedestal information available through
the data stream may be used as a quality check.<br>
<br>
I hope this clarifies some of the issues discussed yesterday.<br>
<br>
Best regards,<br>
Fernando<br>
<br>
<br>
<br>
<br>
<br>
<br>
On 1/14/2014 10:53 AM, Naomi Jarvis wrote:<br>
</div>
<blockquote cite="mid:EE704E54-1DF9-4B8C-BD44-9FCD915DCF24@cmu.edu" type="cite">
<div>Just a reminder that we have a meeting scheduled for this
afternoon.</div>
<div><br>
</div>
<div><br>
</div>
<div>
<blockquote type="cite">
<div>
<div><a href="https://halldweb1.jlab.org/wiki/index.php/FADC_FPGA_Programming_Jan_14,_2014">https://halldweb1.jlab.org/wiki/index.php/FADC_FPGA_Programming_Jan_14,_2014</a></div>
</div>
</blockquote>
</div>
<div><br>
</div>
<div><br>
</div>
<div><br>
</div>
<div>Regards,</div>
<br>
<div>
<div>Naomi</div>
</div>
</blockquote>
<br>
</blockquote>
<br>
</body>
</html>