[Vetroc_daq_sbs] LVDS->ECL (solved)

Averett, Todd D tdaver at wm.edu
Tue Jan 23 19:43:32 EST 2018


Hi Carlos

This is good work. Hopefully we can work on DAQ on Friday morning

Todd

Todd Averett
College of William and Mary

> On Jan 23, 2018, at 1:39 PM, Carlos Ayerbe <gayoso at jlab.org> wrote:
> 
> Hi All, 
> 
> Ben Raydo came this morning to help me with the ECL signal issue into VETROC.
> 
> He found that the patch panel (LVDS->ECL) has a lot of broken fuses. Unluckly (or lucky for future) I was trying the setup to VETROC from one of the broken lines, BUT when I checked the signal I took a working line (it was for convenience due to the situation of the panel). 
> 
> For future scenario, there are two green LED which should be ON if the fuses are working correctly. In my case one fuse was OFF.
> 
> This afternoon, I will go to the electronics lab and get a few fuses to repair the panel and have some spares in case we will use this panel within the hall in the final set up. 
> 
> Just as reminder in case we will use them, each panel comprises 16 ports. Each panel is powered +-6V. GRINCH will use 35 NINO cards, so we will need 3 of this panels. 
> 
> Anyhow, this option is still under discussion until we understand what and how the repeaters proposed by Bogdan work or if these panels are enough. 
> 
> Thank you
> 
> ------------------------------------------
> Carlos Ayerbe Gayoso
> Postdoctoral Research Associate of Physics
> 
> The College of William and Mary,
> Small Hall 328A
> 
> Jefferson Lab, 
> CEBAF bldg F379
> 
> Phone: 757 291 7889



More information about the Vetroc_daq_sbs mailing list