[Clas12_rich] CPU version of CAEN SY4537 for RICH

[Tyler Lemon]

Hello all, 

We have started compiling a list of signals that will be used in the RICH hardware interlock system. To complete the list, we have a question regarding the interface to the CAEN SY4537 HV/LV supply. 

Looking at the manual online from CAEN SY4537, there are three CPU versions available: Basic, Advanced, and Full. Which CPU version will be used for the RICH? Since each CPU version has different parameters that can be monitored from the CPU module, we will need to know what version the RICH will use to complete the list of hardware interlock signals. 

Best regards, 
Tyler 
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://mailman.jlab.org/pipermail/clas12_rich/attachments/20160928/2c564109/attachment.html>