[dsg-hallb_svt] CVT work

[Brian Eng]

Hi Yuri,

I've started connecting the hardware interlock chassis. I've verified that the chiller interlock works (both with the setpoint trips as well as the override key) as well as the MPOD ones.

I still have more work to do as I found some cables that were damaged and will need to be repaired.

Some quick comments.

  *   We need a switch installed near the racks. Right now I have a single network cable going to the cRIO but that should really be going to a switch
  *   The VME crate with the V450 cards is installed upside down, but even then it will have trouble reaching the patch panel
  *   So either the VME should be moved to the floor under the patch panel or another rack is needed

If there are any particular signals you'd like wired up when I come in tomorrow night let me know and I'll focus on those. Could you also check the interlock thresholds? It seems like some of them didn't get set correctly when moving things around.

I left the coolant pressure interlock enabled so that it would force everything to be off.

________________________________
From: Yuri Gotra <gotra at jlab.org>
Sent: Wednesday, March 31, 2021 3:39 PM
To: Brian Eng <beng at jlab.org>
Cc: dsg-hallb_svt at jlab.org <dsg-hallb_svt at jlab.org>
Subject: Re: CVT work


Hello Brian,

We prepared the CVT integration area. The racks are in the final location, we had to place them along the wall to allow fo clearance for the BMT mounting. Could you please connect the interlock crate. Thank you

[cid:part1.F58757B9.4BC4CC9E at jlab.org]
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://mailman.jlab.org/pipermail/dsg-hallb_svt/attachments/20210401/d28664bb/attachment-0001.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: jkafflkfdeenbdgi.jpg
Type: image/jpeg
Size: 246377 bytes
Desc: jkafflkfdeenbdgi.jpg
URL: <https://mailman.jlab.org/pipermail/dsg-hallb_svt/attachments/20210401/d28664bb/attachment-0001.jpg>