[Halld-pid] electronic sketch

[Alexander Ostrovidov]

Beni,

The drawing is attached. Note that a part in the bottom 
right corner of this diagram (with 3 coincidences
and a scaler) is optional and is usually disconnected
to reduce load on our -12V-weak VME crate. 

I'm unsure about your request for a relative timing at 
coincidence. Signals are set with a pulser to be in time 
(within a couple of ns precision of my scope). However, due
to 40cm hit position uncertainty and time-walk effects, 
relative timing between trigger paddles varies by a few 
nanoseconds on event-by-event basis.

Sasha

On Tuesday, March 22, 2011, you wrote:
> Hi Alexander,
> the last electronic sketch I was able to find is in a talk from
> the collaboration meeting in May 2009. At that time you did not
> have the top/bottom paddle arrangement yet. Therefor I would
> like to ask you if you could write up a sketch on paper with
> all the electronics from discriminator to the end of the trigger
> logic. At each module write down also the gate length of each
> signal the threshold that was set and the relative timing between
> two signals at a coincidence and also what the module type is
> that you used. You can do that by hand and then scan the paper
> and send it to the mailing list so that we have a record of it.
> 
> thanks a lot ,
> Beni

-------------- next part --------------
A non-text attachment was scrubbed...
Name: tof_test_daq.pdf
Type: application/pdf
Size: 22826 bytes
Desc: not available
URL: <https://mailman.jlab.org/pipermail/halld-pid/attachments/20110323/b4dcd4ca/attachment-0002.pdf>