[Halld-pid] electronic sketch

Elton Smith elton at jlab.org
Wed Mar 23 14:34:20 EDT 2011


HI Sasha/Beni,

It might be good to post this diagram on the wiki for easy access.

Cheers, Elton.

Elton Smith
Jefferson Lab MS 12H5
12000 Jefferson Ave
Suite #16
Newport News, VA 23606
(757) 269-7625
(757) 269-6331 fax


On 3/23/11 2:00 PM, Alexander Ostrovidov wrote:
> Beni,
>
> The drawing is attached. Note that a part in the bottom
> right corner of this diagram (with 3 coincidences
> and a scaler) is optional and is usually disconnected
> to reduce load on our -12V-weak VME crate.
>
> I'm unsure about your request for a relative timing at
> coincidence. Signals are set with a pulser to be in time
> (within a couple of ns precision of my scope). However, due
> to 40cm hit position uncertainty and time-walk effects,
> relative timing between trigger paddles varies by a few
> nanoseconds on event-by-event basis.
>
> Sasha
>
> On Tuesday, March 22, 2011, you wrote:
>> Hi Alexander,
>> the last electronic sketch I was able to find is in a talk from
>> the collaboration meeting in May 2009. At that time you did not
>> have the top/bottom paddle arrangement yet. Therefor I would
>> like to ask you if you could write up a sketch on paper with
>> all the electronics from discriminator to the end of the trigger
>> logic. At each module write down also the gate length of each
>> signal the threshold that was set and the relative timing between
>> two signals at a coincidence and also what the module type is
>> that you used. You can do that by hand and then scan the paper
>> and send it to the mailing list so that we have a record of it.
>>
>> thanks a lot ,
>> Beni
>
>
> _______________________________________________
> Halld-pid mailing list
> Halld-pid at jlab.org
> https://mailman.jlab.org/mailman/listinfo/halld-pid



More information about the Halld-pid mailing list