[Vetroc_daq_sbs] ADC gate-signal

R. Evan McClellan randallm at jlab.org
Thu Oct 6 14:39:18 EDT 2016


Thanks!

Everything is back to running now. The non-coincidence issue is resolved. (It appears that we may have had the pulser disabled...)

The issue of the hit timing being immune to changes in trigger cable length remains.... I will ask Ben if he can come have a look tomorrow.

-Evan



----- Original Message -----
From: "Scott Barcus" <skbarcus at email.wm.edu>
To: "R. Evan McClellan" <randallm at jlab.org>
Cc: "Vetroc_daq_sbs" <vetroc_daq_sbs at jlab.org>
Sent: Thursday, October 6, 2016 1:46:44 PM
Subject: Re: [Vetroc_daq_sbs] ADC gate-signal

The instruction sheet is on the GRINCH wiki page under DAQ section
'Instructions for Running the DAQ'.
http://wm-jlab.physics.wm.edu/mediawiki/index.php/Bigbite_Gas_Cherenkov. I
don't think there is a hard copy there. If you don't have internet access
let me know and I'll find and send the PDF.

Scott


On Oct 6, 2016 1:40 PM, "R. Evan McClellan" <randallm at jlab.org> wrote:

>
> ok, scripts are working now...
>
> how do I load up the correct HV settings? and where is the instruction
> sheet?
>
> -Evan
>
>
> ----- Original Message -----
> From: "R. Evan McClellan" <randallm at jlab.org>
> To: "Carlos Ayerbe Gayoso" <gayoso at jlab.org>
> Cc: "Vetroc_daq_sbs" <vetroc_daq_sbs at jlab.org>
> Sent: Thursday, October 6, 2016 1:38:32 PM
> Subject: Re: [Vetroc_daq_sbs] ADC gate-signal
>
> Hey all,
>
> I'm at ESB doing some checks. I just noticed the PMT high voltage is
> off(readback ~ 0 on all channels).
> I closed and restarted the GUI, but it seems to be stuck at 0% on
> "Initialization in Progress"...
>
> Should I power-cycle the raspberry-pi?
>
> -Evan
>
>
> ----- Original Message -----
> From: "R. Evan McClellan" <randallm at jlab.org>
> To: "Carlos Ayerbe Gayoso" <gayoso at jlab.org>
> Cc: "Vetroc_daq_sbs" <vetroc_daq_sbs at jlab.org>
> Sent: Thursday, October 6, 2016 12:05:36 PM
> Subject: Re: [Vetroc_daq_sbs] ADC gate-signal
>
> Carlos,
>
> Any progress this morning? I'll come out to ESB between lunch and the TO
> training.
>
> -Evan
>
>
> ----- Original Message -----
> From: "Carlos Ayerbe Gayoso" <gayoso at jlab.org>
> To: "Vetroc_daq_sbs" <vetroc_daq_sbs at jlab.org>
> Sent: Wednesday, October 5, 2016 7:47:36 PM
> Subject: [Vetroc_daq_sbs] ADC gate-signal
>
> Hi all,
>
> definitely, I don't understand what happen here. I don't find any
> coincidence between PMT signal and pulser. It is not due to the use of
> VETROC as level translator because I connected the pulser directly to the
> oscilloscope and nothing.
>
> I connected, with a T connector, the pocket pulser through a
> discriminator, then to the fan in/fan out module and the rest as normal
> trigger signal as before, and the other output from the pocket pulser to
> the NINO card and I got a beautiful coincidence (as expected).
>
> PMTs noisy? cross-talk? (I didn't see this effect in the fastbus test).
>
> I'll try tomorrow changing the pulser with very long period. I'll go to
> the Target Operator Training tomorrow afternoon.
>
> Any suggestions are welcome
>
> Cheers
>
> -Carlos
> _______________________________________________
> Vetroc_daq_sbs mailing list
> Vetroc_daq_sbs at jlab.org
> https://mailman.jlab.org/mailman/listinfo/vetroc_daq_sbs
> _______________________________________________
> Vetroc_daq_sbs mailing list
> Vetroc_daq_sbs at jlab.org
> https://mailman.jlab.org/mailman/listinfo/vetroc_daq_sbs
> _______________________________________________
> Vetroc_daq_sbs mailing list
> Vetroc_daq_sbs at jlab.org
> https://mailman.jlab.org/mailman/listinfo/vetroc_daq_sbs
>


More information about the Vetroc_daq_sbs mailing list