[dsg-hallb_rich] RICH hardware interlocks - S4 CAEN HV/LV status indicators corrected

Tyler Lemon tlemon at jlab.org
Tue Aug 8 09:23:54 EDT 2023


Hi Valery,

Thanks for letting me know the RICH S4 CAEN power supply statuses on the hardware interlock summary screen was not reflecting the actual status of the system.

The problem has been corrected and the update pulled in to "clascss". A screenshot is attached with the indicators whose logic has been updated circled in pink.

The cause of the incorrect S4 CAEN status was the indicators used Boolean OR logic to combine the statuses from the S4 N2 volume cRIO and the S4 EP cRIO when it should have used Boolean AND logic.

-Tyler
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://mailman.jlab.org/pipermail/dsg-hallb_rich/attachments/20230808/89009ccb/attachment-0001.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: Screenshot 2023-08-08 091711.png
Type: image/png
Size: 197710 bytes
Desc: Screenshot 2023-08-08 091711.png
URL: <https://mailman.jlab.org/pipermail/dsg-hallb_rich/attachments/20230808/89009ccb/attachment-0001.png>


More information about the dsg-hallb_rich mailing list