[Dsg-hallc_controls] CAEN Testing Analysis

Amrit Yegneswaran yeg at jlab.org
Fri Apr 17 15:49:36 EDT 2020


excellent work aaron.
have a nice weekend.



________________________________
From: Dsg-hallc_controls <dsg-hallc_controls-bounces at jlab.org> on behalf of Aaron Brown <ambrown at jlab.org>
Sent: Friday, April 17, 2020 3:43 PM
To: Brad Sawatzky <brads at jlab.org>; dsg-hallc controls <dsg-hallc_controls at jlab.org>
Cc: Patrizia Rossi <rossi at jlab.org>
Subject: [Dsg-hallc_controls] CAEN Testing Analysis

Hello Brad,

I wanted to let you know that we have begun analyzing the results of the stability tests with load.  I have attached a plot for one of the boards (#304) that detail the results of this test.
As you can see, for this first board, all channels except for channels 11 and 24 were within the manufacturer's specification of +/- 0.2 V. Channel 11 was only ~120 mV below the lower range of accuracy and channel 24 was only ~50 mV below. The overall average voltage for all of the channels on Board #304 was 1499.92 which is ~80 mV lower than the expected value of 1500 V.
We will of course put all of this information, and more, in a detailed report for you when we are done with our analysis.
We'll continue to keep you informed of our progress. If you have any questions or concerns, please do not hesitate to contact us.

Have a good weekend,
Aaron
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://mailman.jlab.org/pipermail/dsg-hallc_controls/attachments/20200417/6158caa2/attachment.html>


More information about the Dsg-hallc_controls mailing list